LFMRI_firmware/.gitignore

dfx_runtime.txt
tmp/logic_test.xpr
tmp/cores/axi_hub.xpr
tmp/cores/axis_accumulator.xpr
tmp/cores/axis_adder.xpr
tmp/cores/axis_alex.xpr
tmp/cores/axis_averager.xpr
tmp/cores/axis_bram_reader.xpr
tmp/cores/axis_bram_writer.xpr
tmp/cores/axis_constant.xpr
tmp/cores/axis_counter.xpr
tmp/cores/axis_decimator.xpr
tmp/cores/axis_fifo.xpr
tmp/cores/axis_gate_controller.xpr
tmp/cores/axis_gpio_reader.xpr
tmp/cores/axis_histogram.xpr
tmp/cores/axis_i2s.xpr
tmp/cores/axis_iir_filter.xpr
tmp/cores/axis_interpolator.xpr
tmp/cores/axis_keyer.xpr
tmp/cores/axis_lfsr.xpr
tmp/cores/axis_maxabs_finder.xpr
tmp/cores/axis_misc_reader.xpr
tmp/cores/axis_misc_writer.xpr
tmp/cores/axis_negator.xpr
tmp/cores/axis_oscilloscope.xpr
tmp/cores/axis_packetizer.xpr
tmp/cores/axis_pdm.xpr
tmp/cores/axis_phase_generator.xpr
tmp/cores/axis_pps_counter.xpr
tmp/cores/axis_pulse_generator.xpr
tmp/cores/axis_pulse_height_analyzer.xpr
tmp/cores/axis_ram_reader_radar.xpr
tmp/cores/axis_ram_reader.xpr
tmp/cores/axis_ram_writer.xpr
tmp/cores/axis_red_pitaya_adc.xpr
tmp/cores/axis_red_pitaya_dac.xpr
tmp/cores/axis_selector.xpr
tmp/cores/axis_stepper.xpr
tmp/cores/axis_tagger.xpr
tmp/cores/axis_timer.xpr
tmp/cores/axis_trigger.xpr
tmp/cores/axis_validator.xpr
tmp/cores/axis_variable.xpr
tmp/cores/axis_variant.xpr
tmp/cores/axis_zeroer.xpr
tmp/cores/dds.xpr
tmp/cores/dna_reader.xpr
tmp/cores/dsp48.xpr
tmp/cores/edge_detector.xpr
tmp/cores/gpio_debouncer.xpr
tmp/cores/logic_gate_and.xpr
tmp/cores/port_selector.xpr
tmp/cores/port_slicer.xpr
tmp/cores/pulse_generator.xpr
tmp/cores/shift_register.xpr
tmp/cores/xadc_bram.xpr
tmp/cores/axi_hub/component.xml
tmp/cores/axi_hub/xgui/axi_hub_v1_0.tcl
tmp/cores/axi_hub.cache/wt/project.wpc
tmp/cores/axi_hub.hw/axi_hub.lpr
tmp/cores/axis_accumulator/component.xml
tmp/cores/axis_accumulator/xgui/axis_accumulator_v1_0.tcl
tmp/cores/axis_accumulator.cache/wt/project.wpc
tmp/cores/axis_accumulator.hw/axis_accumulator.lpr
tmp/cores/axis_adder/component.xml
tmp/cores/axis_adder/xgui/axis_adder_v1_0.tcl
tmp/cores/axis_adder.cache/wt/project.wpc
tmp/cores/axis_adder.hw/axis_adder.lpr
tmp/cores/axis_alex/component.xml
tmp/cores/axis_alex/xgui/axis_alex_v1_0.tcl
tmp/cores/axis_alex.cache/wt/project.wpc
tmp/cores/axis_alex.hw/axis_alex.lpr
tmp/cores/axis_averager/component.xml
tmp/cores/axis_averager/xgui/axis_averager_v1_0.tcl
tmp/cores/axis_averager.cache/wt/project.wpc
tmp/cores/axis_averager.hw/axis_averager.lpr
tmp/cores/axis_bram_reader/component.xml
tmp/cores/axis_bram_reader/xgui/axis_bram_reader_v1_0.tcl
tmp/cores/axis_bram_reader.cache/wt/project.wpc
tmp/cores/axis_bram_reader.hw/axis_bram_reader.lpr
tmp/cores/axis_bram_writer/component.xml
tmp/cores/axis_bram_writer/xgui/axis_bram_writer_v1_0.tcl
tmp/cores/axis_bram_writer.cache/wt/project.wpc
tmp/cores/axis_bram_writer.hw/axis_bram_writer.lpr
tmp/cores/axis_constant/component.xml
tmp/cores/axis_constant/xgui/axis_constant_v1_0.tcl
tmp/cores/axis_constant.cache/wt/project.wpc
tmp/cores/axis_constant.hw/axis_constant.lpr
tmp/cores/axis_counter/component.xml
tmp/cores/axis_counter/xgui/axis_counter_v1_0.tcl
tmp/cores/axis_counter.cache/wt/project.wpc
tmp/cores/axis_counter.hw/axis_counter.lpr
tmp/cores/axis_decimator/component.xml
tmp/cores/axis_decimator/xgui/axis_decimator_v1_0.tcl
tmp/cores/axis_decimator.cache/wt/project.wpc
tmp/cores/axis_decimator.hw/axis_decimator.lpr
tmp/cores/axis_fifo/component.xml
tmp/cores/axis_fifo/xgui/axis_fifo_v1_0.tcl
tmp/cores/axis_fifo.cache/wt/project.wpc
tmp/cores/axis_fifo.hw/axis_fifo.lpr
tmp/cores/axis_gate_controller/component.xml
tmp/cores/axis_gate_controller/xgui/axis_gate_controller_v1_0.tcl
tmp/cores/axis_gate_controller.cache/wt/project.wpc
tmp/cores/axis_gate_controller.hw/axis_gate_controller.lpr
tmp/cores/axis_gpio_reader/component.xml
tmp/cores/axis_gpio_reader/xgui/axis_gpio_reader_v1_0.tcl
tmp/cores/axis_gpio_reader.cache/wt/project.wpc
tmp/cores/axis_gpio_reader.hw/axis_gpio_reader.lpr
tmp/cores/axis_histogram/component.xml
tmp/cores/axis_histogram/xgui/axis_histogram_v1_0.tcl
tmp/cores/axis_histogram.cache/wt/project.wpc
tmp/cores/axis_histogram.hw/axis_histogram.lpr
tmp/cores/axis_i2s/component.xml
tmp/cores/axis_i2s/xgui/axis_i2s_v1_0.tcl
tmp/cores/axis_i2s.cache/wt/project.wpc
tmp/cores/axis_i2s.hw/axis_i2s.lpr
tmp/cores/axis_iir_filter/component.xml
tmp/cores/axis_iir_filter/xgui/axis_iir_filter_v1_0.tcl
tmp/cores/axis_iir_filter.cache/wt/project.wpc
tmp/cores/axis_iir_filter.hw/axis_iir_filter.lpr
tmp/cores/axis_interpolator/component.xml
tmp/cores/axis_interpolator/xgui/axis_interpolator_v1_0.tcl
tmp/cores/axis_interpolator.cache/wt/project.wpc
tmp/cores/axis_interpolator.hw/axis_interpolator.lpr
tmp/cores/axis_keyer/component.xml
tmp/cores/axis_keyer/xgui/axis_keyer_v1_0.tcl
tmp/cores/axis_keyer.cache/wt/project.wpc
tmp/cores/axis_keyer.hw/axis_keyer.lpr
tmp/cores/axis_lfsr/component.xml
tmp/cores/axis_lfsr/xgui/axis_lfsr_v1_0.tcl
tmp/cores/axis_lfsr.cache/wt/project.wpc
tmp/cores/axis_lfsr.hw/axis_lfsr.lpr
tmp/cores/axis_maxabs_finder/component.xml
tmp/cores/axis_maxabs_finder/xgui/axis_maxabs_finder_v1_0.tcl
tmp/cores/axis_maxabs_finder.cache/wt/project.wpc
tmp/cores/axis_maxabs_finder.hw/axis_maxabs_finder.lpr
tmp/cores/axis_misc_reader/component.xml
tmp/cores/axis_misc_reader/xgui/axis_misc_reader_v1_0.tcl
tmp/cores/axis_misc_reader.cache/wt/project.wpc
tmp/cores/axis_misc_reader.hw/axis_misc_reader.lpr
tmp/cores/axis_misc_writer/component.xml
tmp/cores/axis_misc_writer/xgui/axis_misc_writer_v1_0.tcl
tmp/cores/axis_misc_writer.cache/wt/project.wpc
tmp/cores/axis_misc_writer.hw/axis_misc_writer.lpr
tmp/cores/axis_negator/component.xml
tmp/cores/axis_negator/xgui/axis_negator_v1_0.tcl
tmp/cores/axis_negator.cache/wt/project.wpc
tmp/cores/axis_negator.hw/axis_negator.lpr
tmp/cores/axis_oscilloscope/component.xml
tmp/cores/axis_oscilloscope/xgui/axis_oscilloscope_v1_0.tcl
tmp/cores/axis_oscilloscope.cache/wt/project.wpc
tmp/cores/axis_oscilloscope.hw/axis_oscilloscope.lpr
tmp/cores/axis_packetizer/component.xml
tmp/cores/axis_packetizer/xgui/axis_packetizer_v1_0.tcl
tmp/cores/axis_packetizer.cache/wt/project.wpc
tmp/cores/axis_packetizer.hw/axis_packetizer.lpr
tmp/cores/axis_pdm/component.xml
tmp/cores/axis_pdm/xgui/axis_pdm_v1_0.tcl
tmp/cores/axis_pdm.cache/wt/project.wpc
tmp/cores/axis_pdm.hw/axis_pdm.lpr
tmp/cores/axis_phase_generator/component.xml
tmp/cores/axis_phase_generator/xgui/axis_phase_generator_v1_0.tcl
tmp/cores/axis_phase_generator.cache/wt/project.wpc
tmp/cores/axis_phase_generator.hw/axis_phase_generator.lpr
tmp/cores/axis_pps_counter/component.xml
tmp/cores/axis_pps_counter/xgui/axis_pps_counter_v1_0.tcl
tmp/cores/axis_pps_counter.cache/wt/project.wpc
tmp/cores/axis_pps_counter.hw/axis_pps_counter.lpr
tmp/cores/axis_pulse_generator/component.xml
tmp/cores/axis_pulse_generator/xgui/axis_pulse_generator_v1_0.tcl
tmp/cores/axis_pulse_generator.cache/wt/project.wpc
tmp/cores/axis_pulse_generator.hw/axis_pulse_generator.lpr
tmp/cores/axis_pulse_height_analyzer/component.xml
tmp/cores/axis_pulse_height_analyzer/xgui/axis_pulse_height_analyzer_v1_0.tcl
tmp/cores/axis_pulse_height_analyzer.cache/wt/project.wpc
tmp/cores/axis_pulse_height_analyzer.hw/axis_pulse_height_analyzer.lpr
tmp/cores/axis_ram_reader/component.xml
tmp/cores/axis_ram_reader/xgui/axis_ram_reader_v1_0.tcl
tmp/cores/axis_ram_reader.cache/wt/project.wpc
tmp/cores/axis_ram_reader.hw/axis_ram_reader.lpr
tmp/cores/axis_ram_reader_radar/component.xml
tmp/cores/axis_ram_reader_radar/xgui/axis_ram_reader_radar_v1_0.tcl
tmp/cores/axis_ram_reader_radar/xgui/axis_ram_reader_v1_0.tcl
tmp/cores/axis_ram_reader_radar.cache/wt/project.wpc
tmp/cores/axis_ram_reader_radar.hw/axis_ram_reader_radar.lpr
tmp/cores/axis_ram_writer/component.xml
tmp/cores/axis_ram_writer/xgui/axis_ram_writer_v1_0.tcl
tmp/cores/axis_ram_writer.cache/wt/project.wpc
tmp/cores/axis_ram_writer.hw/axis_ram_writer.lpr
tmp/cores/axis_red_pitaya_adc/component.xml
tmp/cores/axis_red_pitaya_adc/xgui/axis_red_pitaya_adc_v1_0.tcl
tmp/cores/axis_red_pitaya_adc.cache/wt/project.wpc
tmp/cores/axis_red_pitaya_adc.hw/axis_red_pitaya_adc.lpr
tmp/cores/axis_red_pitaya_dac/component.xml
tmp/cores/axis_red_pitaya_dac/xgui/axis_red_pitaya_dac_v1_0.tcl
tmp/cores/axis_red_pitaya_dac.cache/wt/project.wpc
tmp/cores/axis_red_pitaya_dac.hw/axis_red_pitaya_dac.lpr
tmp/cores/axis_selector/component.xml
tmp/cores/axis_selector/xgui/axis_selector_v1_0.tcl
tmp/cores/axis_selector.cache/wt/project.wpc
tmp/cores/axis_selector.hw/axis_selector.lpr
tmp/cores/axis_stepper/component.xml
tmp/cores/axis_stepper/xgui/axis_stepper_v1_0.tcl
tmp/cores/axis_stepper.cache/wt/project.wpc
tmp/cores/axis_stepper.hw/axis_stepper.lpr
tmp/cores/axis_tagger/component.xml
tmp/cores/axis_tagger/xgui/axis_tagger_v1_0.tcl
tmp/cores/axis_tagger.cache/wt/project.wpc
tmp/cores/axis_tagger.hw/axis_tagger.lpr
tmp/cores/axis_timer/component.xml
tmp/cores/axis_timer/xgui/axis_timer_v1_0.tcl
tmp/cores/axis_timer.cache/wt/project.wpc
tmp/cores/axis_timer.hw/axis_timer.lpr
tmp/cores/axis_trigger/component.xml
tmp/cores/axis_trigger/xgui/axis_trigger_v1_0.tcl
tmp/cores/axis_trigger.cache/wt/project.wpc
tmp/cores/axis_trigger.hw/axis_trigger.lpr
tmp/cores/axis_validator/component.xml
tmp/cores/axis_validator/xgui/axis_validator_v1_0.tcl
tmp/cores/axis_validator.cache/wt/project.wpc
tmp/cores/axis_validator.hw/axis_validator.lpr
tmp/cores/axis_variable/component.xml
tmp/cores/axis_variable/xgui/axis_variable_v1_0.tcl
tmp/cores/axis_variable.cache/wt/project.wpc
tmp/cores/axis_variable.hw/axis_variable.lpr
tmp/cores/axis_variant/component.xml
tmp/cores/axis_variant/xgui/axis_variant_v1_0.tcl
tmp/cores/axis_variant.cache/wt/project.wpc
tmp/cores/axis_variant.hw/axis_variant.lpr
tmp/cores/axis_zeroer/component.xml
tmp/cores/axis_zeroer/xgui/axis_zeroer_v1_0.tcl
tmp/cores/axis_zeroer.cache/wt/project.wpc
tmp/cores/axis_zeroer.hw/axis_zeroer.lpr
tmp/cores/dds/component.xml
tmp/cores/dds/xgui/dds_v1_0.tcl
tmp/cores/dds.cache/wt/project.wpc
tmp/cores/dds.hw/dds.lpr
tmp/cores/dna_reader/component.xml
tmp/cores/dna_reader/xgui/dna_reader_v1_0.tcl
tmp/cores/dna_reader.cache/wt/project.wpc
tmp/cores/dna_reader.hw/dna_reader.lpr
tmp/cores/dsp48/component.xml
tmp/cores/dsp48/xgui/dsp48_v1_0.tcl
tmp/cores/dsp48.cache/wt/project.wpc
tmp/cores/dsp48.hw/dsp48.lpr
tmp/cores/edge_detector/component.xml
tmp/cores/edge_detector/xgui/edge_detector_v1_0.tcl
tmp/cores/edge_detector.cache/wt/project.wpc
tmp/cores/edge_detector.hw/edge_detector.lpr
tmp/cores/gpio_debouncer/component.xml
tmp/cores/gpio_debouncer/xgui/gpio_debouncer_v1_0.tcl
tmp/cores/gpio_debouncer.cache/wt/project.wpc
tmp/cores/gpio_debouncer.hw/gpio_debouncer.lpr
tmp/cores/logic_gate_and/component.xml
tmp/cores/logic_gate_and/xgui/logic_gate_and_v1_0.tcl
tmp/cores/logic_gate_and.cache/wt/project.wpc
tmp/cores/logic_gate_and.hw/logic_gate_and.lpr
tmp/cores/port_selector/component.xml
tmp/cores/port_selector/xgui/port_selector_v1_0.tcl
tmp/cores/port_selector.cache/wt/project.wpc
tmp/cores/port_selector.hw/port_selector.lpr
tmp/cores/port_slicer/component.xml
tmp/cores/port_slicer/xgui/port_slicer_v1_0.tcl
tmp/cores/port_slicer.cache/wt/project.wpc
tmp/cores/port_slicer.hw/port_slicer.lpr
tmp/cores/pulse_generator/component.xml
tmp/cores/pulse_generator/xgui/pulse_generator_v1_0.tcl
tmp/cores/pulse_generator.cache/wt/project.wpc
tmp/cores/pulse_generator.hw/pulse_generator.lpr
tmp/cores/shift_register/component.xml
tmp/cores/shift_register/xgui/shift_register_v1_0.tcl
tmp/cores/shift_register.cache/wt/project.wpc
tmp/cores/shift_register.hw/shift_register.lpr
tmp/cores/xadc_bram/component.xml
tmp/cores/xadc_bram/xgui/xadc_bram_v1_0.tcl
tmp/cores/xadc_bram.cache/wt/project.wpc
tmp/cores/xadc_bram.hw/xadc_bram.lpr
tmp/logic_test.cache/wt/project.wpc
tmp/logic_test.gen/sources_1/bd/system/system_ooc.xdc
tmp/logic_test.gen/sources_1/bd/system/system.bda
tmp/logic_test.gen/sources_1/bd/system/system.bxml
tmp/logic_test.gen/sources_1/bd/system/hdl/system_wrapper.v
tmp/logic_test.gen/sources_1/bd/system/hw_handoff/system.hwh
tmp/logic_test.gen/sources_1/bd/system/ip/system_and_1_0/system_and_1_0.xml
tmp/logic_test.gen/sources_1/bd/system/ip/system_and_1_0/sim/system_and_1_0.v
tmp/logic_test.gen/sources_1/bd/system/ip/system_and_1_0/synth/system_and_1_0.v
tmp/logic_test.gen/sources_1/bd/system/ip/system_pll_0_0/system_pll_0_0_board.xdc
tmp/logic_test.gen/sources_1/bd/system/ip/system_pll_0_0/system_pll_0_0_clk_wiz.v
tmp/logic_test.gen/sources_1/bd/system/ip/system_pll_0_0/system_pll_0_0_ooc.xdc
tmp/logic_test.gen/sources_1/bd/system/ip/system_pll_0_0/system_pll_0_0.v
tmp/logic_test.gen/sources_1/bd/system/ip/system_pll_0_0/system_pll_0_0.xdc
tmp/logic_test.gen/sources_1/bd/system/ip/system_pll_0_0/system_pll_0_0.xml
tmp/logic_test.gen/sources_1/bd/system/ip/system_ps_0_0/ps7_init_gpl.c
tmp/logic_test.gen/sources_1/bd/system/ip/system_ps_0_0/ps7_init_gpl.h
tmp/logic_test.gen/sources_1/bd/system/ip/system_ps_0_0/ps7_init.c
tmp/logic_test.gen/sources_1/bd/system/ip/system_ps_0_0/ps7_init.h
tmp/logic_test.gen/sources_1/bd/system/ip/system_ps_0_0/ps7_init.html
tmp/logic_test.gen/sources_1/bd/system/ip/system_ps_0_0/ps7_init.tcl
tmp/logic_test.gen/sources_1/bd/system/ip/system_ps_0_0/ps7_parameters.xml
tmp/logic_test.gen/sources_1/bd/system/ip/system_ps_0_0/system_ps_0_0.xdc
tmp/logic_test.gen/sources_1/bd/system/ip/system_ps_0_0/system_ps_0_0.xml
tmp/logic_test.gen/sources_1/bd/system/ip/system_ps_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v
tmp/logic_test.gen/sources_1/bd/system/ip/system_ps_0_0/hdl/verilog/system_ps_0_0.hwdef
tmp/logic_test.gen/sources_1/bd/system/ip/system_ps_0_0/sim/libps7.dll
tmp/logic_test.gen/sources_1/bd/system/ip/system_ps_0_0/sim/libps7.so
tmp/logic_test.gen/sources_1/bd/system/ip/system_ps_0_0/sim/libremoteport.dll
tmp/logic_test.gen/sources_1/bd/system/ip/system_ps_0_0/sim/libremoteport.so
tmp/logic_test.gen/sources_1/bd/system/ip/system_ps_0_0/sim/system_ps_0_0_sc.cpp
tmp/logic_test.gen/sources_1/bd/system/ip/system_ps_0_0/sim/system_ps_0_0_sc.h
tmp/logic_test.gen/sources_1/bd/system/ip/system_ps_0_0/sim/system_ps_0_0_stub.sv
tmp/logic_test.gen/sources_1/bd/system/ip/system_ps_0_0/sim/system_ps_0_0.cpp
tmp/logic_test.gen/sources_1/bd/system/ip/system_ps_0_0/sim/system_ps_0_0.h
tmp/logic_test.gen/sources_1/bd/system/ip/system_ps_0_0/sim/system_ps_0_0.sv
tmp/logic_test.gen/sources_1/bd/system/ip/system_ps_0_0/sim/system_ps_0_0.v
tmp/logic_test.gen/sources_1/bd/system/ip/system_ps_0_0/sim_tlm/b_transport_converter.h
tmp/logic_test.gen/sources_1/bd/system/ip/system_ps_0_0/sim_tlm/processing_system7_v5_5_tlm.cpp
tmp/logic_test.gen/sources_1/bd/system/ip/system_ps_0_0/sim_tlm/processing_system7_v5_5_tlm.h
tmp/logic_test.gen/sources_1/bd/system/ip/system_ps_0_0/sim_tlm/xilinx-zynq.cc
tmp/logic_test.gen/sources_1/bd/system/ip/system_ps_0_0/sim_tlm/xilinx-zynq.h
tmp/logic_test.gen/sources_1/bd/system/ip/system_ps_0_0/synth/system_ps_0_0.v
tmp/logic_test.gen/sources_1/bd/system/ipshared/4f12/hdl/verilog/processing_system7_v5_5_atc.v
tmp/logic_test.gen/sources_1/bd/system/ipshared/4f12/hdl/verilog/processing_system7_v5_5_aw_atc.v
tmp/logic_test.gen/sources_1/bd/system/ipshared/4f12/hdl/verilog/processing_system7_v5_5_b_atc.v
tmp/logic_test.gen/sources_1/bd/system/ipshared/4f12/hdl/verilog/processing_system7_v5_5_trace_buffer.v
tmp/logic_test.gen/sources_1/bd/system/ipshared/4f12/hdl/verilog/processing_system7_v5_5_w_atc.v
tmp/logic_test.gen/sources_1/bd/system/ipshared/53e1/56ac/logic_gate_and.v
tmp/logic_test.gen/sources_1/bd/system/ipshared/6cfa/hdl/processing_system7_vip_v1_0_23_apis.v
tmp/logic_test.gen/sources_1/bd/system/ipshared/6cfa/hdl/processing_system7_vip_v1_0_23_axi_acp.v
tmp/logic_test.gen/sources_1/bd/system/ipshared/6cfa/hdl/processing_system7_vip_v1_0_23_axi_gp.v
tmp/logic_test.gen/sources_1/bd/system/ipshared/6cfa/hdl/processing_system7_vip_v1_0_23_axi_hp.v
tmp/logic_test.gen/sources_1/bd/system/ipshared/6cfa/hdl/processing_system7_vip_v1_0_23_local_params.v
tmp/logic_test.gen/sources_1/bd/system/ipshared/6cfa/hdl/processing_system7_vip_v1_0_23_reg_init.v
tmp/logic_test.gen/sources_1/bd/system/ipshared/6cfa/hdl/processing_system7_vip_v1_0_23_reg_params.v
tmp/logic_test.gen/sources_1/bd/system/ipshared/6cfa/hdl/processing_system7_vip_v1_0_23_unused_ports.v
tmp/logic_test.gen/sources_1/bd/system/ipshared/6cfa/hdl/processing_system7_vip_v1_0_vl_rfs.sv
tmp/logic_test.gen/sources_1/bd/system/ipshared/a9be/mmcm_pll_drp_func_7s_mmcm.vh
tmp/logic_test.gen/sources_1/bd/system/ipshared/a9be/mmcm_pll_drp_func_7s_pll.vh
tmp/logic_test.gen/sources_1/bd/system/ipshared/a9be/mmcm_pll_drp_func_us_mmcm.vh
tmp/logic_test.gen/sources_1/bd/system/ipshared/a9be/mmcm_pll_drp_func_us_pll.vh
tmp/logic_test.gen/sources_1/bd/system/ipshared/a9be/mmcm_pll_drp_func_us_plus_mmcm.vh
tmp/logic_test.gen/sources_1/bd/system/ipshared/a9be/mmcm_pll_drp_func_us_plus_pll.vh
tmp/logic_test.gen/sources_1/bd/system/ipshared/ec67/hdl/axi_infrastructure_v1_1_0.vh
tmp/logic_test.gen/sources_1/bd/system/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v
tmp/logic_test.gen/sources_1/bd/system/ipshared/f16f/hdl/axi_vip_v1_1_vl_rfs.sv
tmp/logic_test.gen/sources_1/bd/system/sim/system.protoinst
tmp/logic_test.gen/sources_1/bd/system/sim/system.v
tmp/logic_test.gen/sources_1/bd/system/synth/system.hwdef
tmp/logic_test.gen/sources_1/bd/system/synth/system.v
tmp/logic_test.hw/logic_test.lpr
tmp/logic_test.srcs/sources_1/bd/system/system.bd
tmp/logic_test.srcs/sources_1/bd/system/system.bda
tmp/logic_test.srcs/sources_1/bd/system/ip/system_and_1_0/system_and_1_0.xci
tmp/logic_test.srcs/sources_1/bd/system/ip/system_pll_0_0/system_pll_0_0.xci
tmp/logic_test.srcs/sources_1/bd/system/ip/system_ps_0_0/system_ps_0_0.xci